



# H61H2-A

Rev : 1.0

ECS CONFIDENTIAL

## TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	IT8893(PCIE TO PCI)
2	Block Diagram	27	Slot - PCI1&PCI2
3	CPU - DMI/FDI/PEG	28	PCIE LAN RTL8111E/8105E
4	CPU - MISC	29	Power Delivery
5	CPU - DDR3	30	Power Sequence, Reset Diagram
6	CPU - PWR/GND	31	Clock Distribution
7	DDR3 - CH_A_DIMM1		
8	DDR3 - CH_B_DIMM3		
9	VCORE / VAXG UP1625		
10	VCORE / VAXG UP6281		
11	DC/DC CPUVTT-UP1525 / VCCSA		
12	DC/DC VDIMM / DDR_VTT/ 5VDUAL		
13	Front Panel,FAN,PowerConn,GND,104		
14	PCH - DMI/PCI/PE/USB		
15	PCH - SATA / CLK		
16	PCH - MISC, Strap Function		
17	PCH - DP/VGA/FDI		
18	PCH - PWR		
19	PCH - GND		
20	Slot - PCI-EX16/PCI-EX1		
21	DVI CONN&COM&PS2		
22	USB/SATA/SPI		
23	SIO-IT8728 CX		
24	AUDIO VT1705/ALC662(CHIP)		
25	AUDIO VT1705/ALC662(PANEL)		

RD - ELI  
LAYOUT : Bing


### NOTE:

Design by 428971\_428971\_Sugar\_Bay\_and\_BromolowWS\_PDG\_Rev1\_5.pdf  
443554\_443554\_Intel6Series\_C200Series\_Chipset\_EDS\_Rev1\_5.pdf

## REVISION HISTORY:


Rev	Date	Notes
V.A	2010/12/16	Change from H67H2-M3: 1. Rear IO(VGA and DVI) 2. Three PCIEX1 Slots 3. Super IO change to IT8728 4. CPU PWM and VCCIO change to UPI 5. Remove USB3.0 6. Remove EZ Charger
	<b>Component 893PCS</b>	
V.1.0	2011/01/20 81-605-Y96100	Change from V.A: 1.All-Solid Capacitor 2.Fix EZ charger 3. RT to 0402

### Circuit type 1



### PCB Impedance control

Impedance (OHM)	Trace Width (mil)	(S/W/S)	Trace Length (inch)	Pre-preg	Default
50	4	(16/4/16)	8	1080	TOP-BOTTOM
60	5	(20/5/20)	10	2116	INT



PCB STACK:  
L1:TOP  
L2:PWR  
L3:GND  
L4:BOTTOM




Elitegroup Computer Systems

Title	Cover Page	Rev	1.0
Size	Document Number	H61H2-A	
Custom	Date: Thursday, January 27, 2011	Sheet	1 of 31




## PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO71	VCC3		GPI
GPIO22	VCC3		GPI
GPIO38	VCC3		GPI
GPIO39	VCC3		GPI
GPIO48	VCC3		GPI
GPIO21	VCC3		GPI
GPIO36	VCC3		GPI
GPIO37	VCC3		GPI
GPIO16	VCC3	Reserve for TPM	GPI
GPIO49	VCC3	Reserve for TPM	GPI
GPIO0	VCC3	F_AUDIO Detect	GPI
GPIO33	VCC3	ME Enable/Disable	GPO
GPIO34	VCC3	pull-up	GPI
GPIO13	3VSB	PME	GPI
GPIO24	3VSB	SKTOCC	GPO
GPIO57	3VSB	Board ID(CRB_0.7)	GPI
GPIO61	3VSB	TPM_LPCPD	GPI



## SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP16	VCC3	BEEP	
GP23		Power LED	
GP22		Power LED	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	



01-201-082010 PCH B082H61 B2

11-018-115124 SOCKET.CPU.LGA 1155P SMD..G/F..BLACK.ACA-ZIF-096-P02.LOTES

11-018-115013 SOCKET.CPU.LGA 1155P SMD.G/F.BLACK.2069965-3.TYCO




20-800-005111 SUBASSY.STEEL.LGA 1155P.W/BACK PLATE.ACA-ZIF-082-P23.LOTES

20-800-004811 SUBASSY.STEEL.LGA 1156P.W/BACK PLATE.2069838-4.TYCO




PCIE CONFIG	SEL0	SEL1
1 X 16	1	1
2 X 8	0	1


CFG[5:6]:  
11=DEFAULT X16,  
01=2X8,  
10=RESERVED,  
00=X8.X4.X4



EDS P68/132 has internal PU Jack05/25




DMI/FDI termination voltage:  
DC coupled: TX/RX to VCC ISF sampled high  
DC coupled: TX/RX TO VSS IF sampled low  
AC COUPLED: TX set to VCC/2, RX set to VSS regardless of this strap




DDR3 CH.A

DDR3 CH.B



SKT\_H2\_CRB

DDR3 CH.A



SKT\_H2\_CRB

DDR3 CH.B



**Elitegroup Computer Systems**

Title
-------

### CPU - DDR3

Size

Document Number

**H61H2-A**Rev  
1.0






Date \_\_\_\_\_

Wednesday, January 26, 2011

Sheet 5 of 31









Elitegroup Computer Systems





## External Connection



Css connect from DAC to FBRTN for SS and Dynamic VID.  
 $T_{ss} = T_{dynamic} = V_{DAC} * C_{ss} / I_{ss}$ ,  $V_{boot} = 0$   
 $T_{ss} = (V_{DAC} - V_{boot}) * C_{ss} / I_{ss}$ ,  $V_{boot} \neq 0$   
 $I_{ss} = 200\mu A$ , if SETVID = Fast (01H)  
 $I_{ss} = 50\mu A$ , if SETVID = Slow (02H)

Load Line =  $DCR * R_{DRP} / (n * R_{csn})$

$R_{DRP}$

MC25

1U-16VX-06-O

R191

Add

V\_DAC = SetVID + Offset

V\_EAP = V\_DAC - I\_sum \* D\_DRP

BC144

.01U-04

VCORE\_VSSSENSE

BC137

1000P-04

R182

18K-1-04

VCORE\_VCCSENSE

R183

0-04-0

VCCO

ER42

33K-04

VCCO

R175

10-04

MC24

1U-06

VCCO

SPWM

PHASE GT

VOUT GT

BC133

.1U-16VX-04-O

SCS\_N

R186

1-04

RT4

NTC-10K-1-04

R177

82K-04

BC132

.1U-16VX-04

R166

1.8K-04

SCSP

SCSN

VGT\_DAC

VGT\_EAP

VGT\_VSSSENSE

VGT\_FB

SIMON

PSI2

VCORE\_OK

VAXG\_OK

TM

PS1

SDATA

ALERT

SCLK

VBOOT

TMAX

VRHOT

BOOT1

PHASE1

LG1/SIMAX

VCC12C

PGND

PHASE2

UG2

PHASE2

LG2



PHASE2

UG1

PHASE1

BOOT1

















UP1625Q




POR condition :  $V_{CC5} > 4.3V$  AND  $V_{CC12} > 9.5V$  AND  $ENPWR > 0.65V$   
 OCP condition :  $V_{IMON} > 1.3 * V_{IMAX}$  for total current  
 $I_{CSNx} > 100\mu A$  for channel current  
 OVP condition :  $V_{FB} - V_{EAP} > 150mV$   
 UVP condition :  $V_{FB} < 200mV$

VBOOT :  
 VCC -> VCORE / VAXG boot 1.1V  
 GND -> VCORE / VAXG boot 0V


## External Connection




## External Connection



VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V





VID Reference Voltage Selection Table		
VID1	VID0	V_CPUVTT
0	0	SET0(1.2V*Rset0/Rt) = 1.0376V
0	1	SET1(1.2V*Rset1/Rt) = 1.0588V
1	0	SET2(1.2V*Rset2/Rt) = 1.1152V
1	1	SET3(1.2V*Rset3/Rt) = 1.1647V




VCCSA voltage selection	
VID	+V_SA
0	0.925V
1	0.85V







★




$I_{max} \cdot R_{ds(on)} < V_{in} - V_{out}$   
 $8.8 \text{A} \cdot 0.01 \Omega < 1.00 - 0.925$   
 $0.0792 < 0.075$   
**0.925V/0.85V**  
**MAX 8.8A**





GP63	GP64	V_DIMM
0	1	1.26V
0	0	1.36V
1	1	1.56V
1	0	1.71V



## External Connection




## FRONT PANEL




S0	S1	S3	S4	S5
G_LED1	L	B	B	L
G_LED2	H	H	L	L
G	GB	YB	OFF	OFF

B: Blinking




## POWER CONNECTOR

### External Connection







F_PANEL		+HDD_LED		+HDD_LED	
1	2	1	2	1	2
3	4	3	4	3	4
5	6	5	6	5	6
7	8	7	8	7	8
9	X	9	X	9	X





## FAN

### External Connection




## LPT Ports

### External Connection



604



**Elitegroup Computer Systems**

Title: Front Panel,FAN,PowerConn,GND,104


Size: Document Number: H61H2-A Rev 1.0

Date: Wednesday, January 26, 2011 Sheet 13 of 31



For H61:SATA port2/3 is disable....From 440377 file

ONLY SATA PORT0 & PORT1 SUPPORT SATA3.0,  
ALSO SUPPORT SATA2.0, SATA1.0.



CPU

USB3.0

PCI Bridge

LAN

PCIE3

PCIE2


PCIE1

PCIEx16

Jack 08/10


Connect to PWROK on the PCH if not supporting M3

STITCHING CAPS.



3 OF 12

Default GPI set to Pull Up:



Elitegroup Computer Systems

Title		PCH - SATA / CLK	
Size	Document Number	H61H2-A	
Custom		Rev 1.0	
Date:	Wednesday, January 26, 2011	Sheet	15 of 31



23 LPC\_AD[0..3] L ADIO\_3

PCH1D

STP46 1 LPC\_DRQ0\_L BA20  
23 LPC\_AD0 BK15  
23 LPC\_AD1 BJ17  
23 LPC\_AD2 BJ20  
23 LPC\_AD3 BG20  
23 LPC\_DRQ0\_L BK17  
23 LPC\_FRAME\_L BG17

24 HDA\_BITCLK HDA\_RST\_L  
24 HDA\_RST\_L HDA\_SDOIN0  
24 HDA\_SDOIN0 HDA\_SDOIN1  
24 HDA\_SDOIN1 HDA\_SDOIN2  
24 HDA\_SDOIN2 HDA\_SDOIN3  
24 HDA\_SDOIN3 HDA\_SDO  
24 HDA\_SDO HDA\_SYNC  
24 HDA\_SYNC HDA\_SYNC

22 SPI\_MOSI AU53  
22 SPI\_MISO AT55  
22 SPI\_CS\_L0 AT57  
22 SPI\_CS\_L1 AR56  
22 SPI\_CLK AU53  
22 SPI\_CS\_L0 AT55  
22 SPI\_CS\_L1 AR56

PCH\_RTCX1 BR39  
PCH\_RTCX2 BN39  
RTCST# BT41  
SRTCST# BN37  
INTRUDER\_L BM38  
PWRGD BJ38  
RSMRST\_L BK38  
INTVRMEN BN41  
DPWROK BT37  
DSWODVREN BR42

7,8,20 SMBCLK  
7,8,20 SMBDATA  
SMBALERT\_L BN49  
SMBCLK BT47  
SMBDATA BR49  
SMLK0\_ALERT L BU49  
SMLK0\_LAN\_CLK BM50  
SMLK0\_LAN\_DATA BM50  
SMLK1\_ALERT L BR46  
SMLK1\_SIO\_CLK BJ46  
SMLK1\_SIO\_DATA BK46

23 SMLK1\_SIO\_CLK  
23 SMLK1\_SIO\_DATA

BMBUSY#\_GPIO0  
CLKRUN#\_GPIO32  
HDA\_DOCK\_EN#\_GPIO33  
STP\_PCH#\_GPIO35  
GPIO08  
LAN\_PHY\_PWR\_CTRL#\_GPIO12  
HDA\_DOCK\_RST#\_GPIO13  
GPIO15  
GPIO24\_MEM\_LED  
GPIO28  
SLP\_LAN#\_GPIO29  
PCIECLKRQ2#\_GPIO20  
PCIECLKRQ5#\_GPIO44  
PCIECLKRQ6#\_GPIO45  
PCIECLKRQ7#\_GPIO46  
GPIO57  
SYS\_PWROK  
RI#  
PLTRST#  
WAKE#  
SLP\_A#  
SLP\_S3#  
SLP\_S4#

GPIO8  
LAN\_PHY\_PWR\_CTRL#\_GPIO12  
HDA\_DOCK\_RST#\_GPIO13  
GPIO15  
GPIO24\_MEM\_LED  
GPIO28  
SLP\_LAN#\_GPIO29  
PCIECLKRQ2#\_GPIO20  
PCIECLKRQ5#\_GPIO44  
PCIECLKRQ6#\_GPIO45  
PCIECLKRQ7#\_GPIO46  
GPIO57  
SYS\_PWROK  
RI#  
PLTRST#  
WAKE#  
SLP\_A#  
SLP\_S3#  
SLP\_S4#

GPIO08  
LAN\_PHY\_PWR\_CTRL#\_GPIO12  
HDA\_DOCK\_RST#\_GPIO13  
GPIO15  
GPIO24\_MEM\_LED  
GPIO28  
SLP\_LAN#\_GPIO29  
PCIECLKRQ2#\_GPIO20  
PCIECLKRQ5#\_GPIO44  
PCIECLKRQ6#\_GPIO45  
PCIECLKRQ7#\_GPIO46  
GPIO57  
SYS\_PWROK  
RI#  
PLTRST#  
WAKE#  
SLP\_A#  
SLP\_S3#  
SLP\_S4#

GPIO08  
LAN\_PHY\_PWR\_CTRL#\_GPIO12  
HDA\_DOCK\_RST#\_GPIO13  
GPIO15  
GPIO24\_MEM\_LED  
GPIO28  
SLP\_LAN#\_GPIO29  
PCIECLKRQ2#\_GPIO20  
PCIECLKRQ5#\_GPIO44  
PCIECLKRQ6#\_GPIO45  
PCIECLKRQ7#\_GPIO46  
GPIO57  
SYS\_PWROK  
RI#  
PLTRST#  
WAKE#  
SLP\_A#  
SLP\_S3#  
SLP\_S4#

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

4 OF 12

U1CPT

PCH\_RTCX1  
PCH\_RTCX2

Y1  
X-32.768K

BC200  
18P-04

BC201  
18P-04

GND

VBAT\_IO

D14  
BAT54C-S

R204  
1K-04

3VSB\_IO

CLR\_CMOS  
H3X1-R

BT  
SK-CR2032-D

BT  
SK-CR2032-D

BT  
SK-CR2032-D

BT  
SK-CR2032-D

AW55 SMIUSB3  
BC56 CLKRUN L  
BC25 HDA\_DOCK\_EN L  
BL56 FP\_AUD\_DETECT  
BJ57 TP GPIO35

TP21  
STP47  
TP24  
STP59  
LPC\_PME\_L 23  
TP14  
TP17  
STP62  
R274  
0-04  
TP11  
TP9  
VR\_READY 4,9  
VR\_READY 4,9  
R1 L 21  
PCH\_PLTRST L 23  
PCH\_WAKE\_L 20,26,28  
PCIE\_WAKE\_L 20,26,28  
STP49  
SLP3 L 4,11,22,23  
SLP4 L 23  
STP65  
BN54 LPCPD L  
BA47 SUSCLK  
AV46 GPIO72\_BOMDETS  
BP45 SUSACK L  
BU46 PCH\_GP30  
BG46 DRAM\_PWROK 4  
B143 PCH\_GP27  
BG43 PCH\_GP31  
BD43 SLP\_SUS L  
BT43 SIO\_PWRBTN L 23  
STP51  
SYS\_RST L 4,13  
PCH\_SPKR 13  
FP\_RST L 4,13  
PCH\_SPKR 13  
CPU\_PWROK 4  
CPU\_PWROK 4

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

TP12  
JTAG\_TCK  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS

CASE

H2X1

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

INTRUDER L

CLR\_CMOS

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils

Width 20 mils






Width 20 mils

Width 20 mils







Width 20 mils

Width 20 mils

Buffer Through Mode /  
Integrated Clock Mode  
have been changed to F/W Strap.  
Default: Integrated Clock Mode  
Doc. Cougar Point Platform Controller Hub  
(PCH) Family EDS Update V0.7.1





When Deep Sleep not implemented:  
1.PCH\_GP30, PCH\_GP27 need to be Pull Up.  
2.VCCDSW3\_3 should to be connected to +3VSB.  
3.SLP\_SUS\_L, SUSACK\_L left unconnected.  
4.SUSWARN\_L may be used as GPIO30.(Reference to 1.)







ME Enable/Disable	
ME_UNLOCK	
1-2	UNLOCK
Float	LOCK



Elitegroup Computer Systems




091222 Update!  
Terminating unused DC NAND interface:  
If not implemented, the dual channel NAND interface signals, including NV\_RCOMP, can be left as No Connect.  
Note:  
VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.  
100120 Update!  
428880\_428880\_Cougar\_Point\_Desktop\_Ballout\_Mech\_Package\_Rev1p0.zip:  
Renamed NV\_WE#\_CK[0:1], NV\_RE#\_WRB[0:1], NV\_RCOMP, NV\_RB#, NV\_DQ9 / NV\_IO[0:15], NV\_DQS[0:1], NV\_CE#[0:3], and NV\_ALE to Reserved(RSVD).  
Renamed NV\_CLE to DF\_TV5.




Close to Connector


Close to Connector




















## DVI



PS2 Circuit



COM Header Circuit






COM RI# Wake Up Circuit











Elitegroup Computer Systems






**Layout Note:**  
SATA3.0 4.5/7.5/20 in 90 Ω ±17.5%  
SATA2.0 4.5/7.5/15 in 90 Ω ±17.5%



# 若上SMD SPI ROM, MP or A5後不上ROM Socket.



## External Connection



SIO\_PCIRST1\_L : PCIE1 · PCIE2  
SIO\_PCIRST2\_L : CPU · LAN · PCI  
SIO\_PCIRST3\_L : NA








LPC

COM


PS/2

RST


LPT



## External Connection



\* VCC1.5 can remove for non-Intel G4X platform



## BOM Difference

Location	ALC662	VT1705	VT1705CE
Ca	ALC662-VC-GRS	VT1705	VT1705CE
Cb	20K-1-04	5.1K-1-04	5.1K-1-04
Cc	V	X	X
Cd	2.2K-04	3.3K-04	3.3K-04
Ce	75-04	75-04	75-04
Cf	X	X	V
Cg	X	X	V
Ch	V	V	X



When you change BOM, remember change GPI to inform BIOS use different Verb-Table.

## External Connection


16 FP\_AUD\_DETECT <-- FP\_AUD\_DETECT

\* HDPANEL\_DETECT connect to SIO or SB GPIO for AC97 Panel support


## REAR-AUDIO Non re-tasking for rear panel




## FRONT-AUDIO



## MIC Bias



## SPDIF-OUT



## External Connection

V1P8\_SFR ○————○OV\_1P8\_SFR

3VSB ○————○3VSB

16,20,28 PCIE\_WAKE\_L >>> PCIEWAKE#

14 PCI\_TX\_P >>> PCIE\_TXDOP\_0  
14 PCI\_TX\_N >>> PCIE\_TXDON\_0

15 CK\_PE\_100M\_PCL\_H >>> PCIECLKP  
15 CK\_PE\_100M\_PCL\_N >>> PCIECLKN


14 PCI\_RX\_P >>> PCIE\_RXDIN\_0  
14 PCI\_RX\_N >>> PCIE\_RXDON\_0

4,23,28 SIO\_PCIRST\_L >>> PERST#

16,20,28	PCIE_WAKE_L	>>>	PCIEWAKE#
14	PCI_TX_P	>>>	PCIE_TXDPO 0
14	PCI_TX_N	>>>	PCIE_TXDON 0
15	CK_PE_100M_PCL_H	>>>	PCIECLPK
15	CK_PE_100M_PCL_L	>>>	PCIECLKN
14	PCI_RX_P	>>>	PCIE_RXDIP 0
14	PCI_RX_N	>>>	PCIE_RXDIN 0
4,23,28	SIO_PCIRST2_L	>>>	PERST#

	PAD[31:0]
27 PAD[31:0]	PCBE0#
26 PCBE0#	PCBE1#
25 PCBE1#	PCBE2#
24 PCBE2#	PCBE3#
23 PCBE3#	PME#
22 PME#	PM66EN
21 PM66EN	PFRAME#
20 PFRAME#	PIRDY#
19 PIRDY#	PTRDY#
18 PTRDY#	PSTOP#
17 PSTOP#	PDVSEL#
16 PDVSEL#	PPAR
15 PPAR	PSERR#
14 PSERR#	PPERR#
13 PPERR#	PCIRST#
12 PCIRST#	PLOCK#
11 PLOCK#	PCICLK0
10 PCICLK0	PCICLK1
9 PCICLK1	PINTA#
8 PINTA#	PINTB#
7 PINTB#	PINTC#
6 PINTC#	PINTD#
5 PINTD#	PREQ0#
4 PREQ0#	PGNT0#
3 PGNT0#	PREQ1#
2 PREQ1#	PGNT1#
1 PGNT1#	


27	PA0[31:0]	PCB0[31:0]
27	PCB0#	PCBE0#
27	PCBE1#	PCBE1#
27	PCBE2#	PCBE2#
27	PCBE3#	PCBE3#
27	PME#	PMG6EN
27	PFRAME#	PFRAME#
27	PIRDY#	PIRDY#
27	PTRDY#	PTRDY#
27	PSTOP#	PSTOP#
27	PPAR	PVDSEL#
27	PPAR	PPAR
27	PSERR#	PSERR#
27	PPER#	PTERR#
27	POIRST#	POIRST#
27	PLCK#	PLCK#
27	POICKL0	POICKL0
27	POICKL1	POICKL1
27	PINTA#	PINTB#
27	PINTB#	PINTC#
27	PINTC#	PINTD#
27	PREQ0#	PREQ1#
27	PGNT0#	PGNT0#
27	PGNT1#	PGNT1#
27	PGNT1#	PGNT1#



```
2-3: Internal PCICLK
1-2: External PCICLK
```



**Sd**






RREF	16	GND4
PCIE_TXDOP_0	17	RREF
PCIE_TXDON_0	18	DIP
1.8V_AUXA	19	VIN
DON	20	DON
DOP	21	DOP
GND	22	VSS
1.8VD	23	VCKC
	24	NC3
	25	NC4
	26	EECS#
	27	ECLK
	28	EEWRDATA
PAD0	29	EEERRDATA
PAD1	30	AD0
	31	AD1
	32	NC5

Sa


IT8893E-CX

LQFP 128 (14x14 mm)





```
1-2: PERST#
2-3: POR
```

1000000




Can del in v1.0


**Sb**

1 0 Remove

near pin5-1012



**Sg**




near pin59-1012


## External Connection



## COMMON




## PCI CHIP



PCI1:REQ0;GNT0 IDSEL:16 INT:ABCD

PCI2:REQ1;GNT1 IDSEL:17 INT:BCDA



PCI-W




Se For page 26



For ITE chipset auto power-on issue.

As document WW32 2010 Sandy Bridge and Cougar Point Based Platforms Field Message of the Week

Reserve for Intel PCI Legacy



Elitegroup Computer Systems


Slot - PCI1 & PCI2

Size Custom Document Number H61H2-A Rev 1.0

Date: Wednesday, January 26, 2011 Sheet 27 of 31

Pin-to-pin connection diagram for the USB to UART module. The diagram shows connections between the module pins (left) and the target board pins (right).

- USB VCC3 → USBVCC3
- 3VBUS → 3VBUS
- VCC3 → VCC3
- AUGND2 → AUGND2
- 16,20,26 PCIE\_WAKE\_L → PCIE\_WAKE\_UP-
- 4,23,26 SIO\_PCIEST2\_L → PCIE\_LAN1\_RST-
- 15 CK\_PE\_100M\_LAN\_H → CK\_LAN1\_H
- 15 CK\_PE\_100M\_LAN\_L → CK\_LAN1\_L
- 14 LAN\_TX\_P6 → LAN1\_HSP
- 14 LAN\_TX\_N6 → LAN1\_HSN
- 14 LAN\_RX\_P6 → LAN1\_HSP
- 14 LAN\_RX\_N6 → LAN1\_HSN
- 14 USB\_N10 → USB P10
- 14 USB\_P10 → USB P10
- 14 USB\_N11 → USB P11
- 14 USB\_P11 → USB P11



VDD1.05\_A Closed To Pin6, 9, 41

BC16 1 2 .1U-04

BC17 1 2 .1U-04

3VSB Closed To Pin12

BC15 1 2 .1U-04

	RTL8111E-VL-CG 1000M	RTL8105E-GR 10/100M
Ca	RTL8111E-VB-GR	RTL8105E-GR
Cb	V	X
Cc	USBX2-LAN-1000	USBX2-LAN-100
Cd	X	V
Ce	0-04	.010V-25VX-04
Cf	V	X
Cg	USBX2-LAN-1000	USBX2-LAN-100

Closed to LAN & trace need GND shielding

ER12 1 2 2.49K-1.04

VDD1.05\_A

3VSB

LAN1\_RSET

LAN

GND

MDI1\_P0

MDI1\_N0

MDI1\_P1

MDI1\_N1

MDI1\_P2

MDI1\_N2

MDI1\_P3

MDI1\_N3

3VSB

Ca

RTL8111E-VL-CG

REGOUT

VDDREG

VDDREG

ENSWREG

EEDV/SDA

LED3/EEDO

EECS/SCL

DVDD10

LANWAKEB

DVDD33

ISOLATEB

PERSTB

DVDD10

SMCLK(NC)

SMCLK(NC)

CLKREQB

HSP

HSN

REFCLK\_P

REFCLK\_N

HSOP10

HSOP

HSN

GND

R24 1 2 10K-04

SMDB1

R28 1 2 10K-04

LAN1\_HSP

LAN1\_HSN

CK LAN1\_H

CK LAN1\_L

LAN1\_HSOP

C36 1 2 1U-10VX-04

HSOP1

LAN1\_HSON

C37 1 2 1U-10VX-04

HSON1

3VSB

R47

1K-04

L\_XTAL2

L\_XTAL1

LAN1\_ACTIVE-

GPIO1

EESK/LINK1

For SNR Over 75%

AVDDOUT1

AVDDREG1

L1 1 2 IND-4.7U-S

FB13 1 2 0-08

EEDV/SDA1

R62 1 2 10K-04

EECS/SCL1

R61 1 2 10K-04

PCIE\_WAKE\_UP-

LAN1\_ISO

R56 1 2 1K-04

PCIE LAN1\_RST-

R57 1 2 15K-04







VCC3

VDD1.05\_A

MC6 1 2 10U-6VX-08


Closed To Pin34, 35

Closed To The CHOKE !









**NOTE:**

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.

Please refer to

Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD

Page.13 PCH - SATA, SATA CONN for CLK IN PD

Page.14 PCH - MISC, F/W Strap

Page.15 PCH - CLK IO, CKG - CV184 for Option

